



Shark Bay Mobile

Page 01: Block Diagram
Page 02: Clock Delivery chart
Page 03: CPU-1 (Host Bus)
Page 04: CPU-2 (DDR3L)
Page 05: CPU-3 (Display/Reserved)
Page 06: CPU-4 (Power)
Page 07: CPU-6 (Power & GND)
Page 08: CPU-5 (GND)
Page 09: DDR3L SODIMM 0
Page 10: DDR3L SODIMM 1
Page 11: DGPU_PCI-E Host
Page 12: DGPU_MEM IF A/B
Page 13: DGPU_GDDR5 FrameBuffer A0
Page 14: DGPU_GDDR5 FrameBuffer A1
Page 15: DGPU_GDDR5 FrameBuffer B0
Page 16: DGPU_GDDR5 FrameBuffer B1
Page 17: DGPU_GDDR5 FB-A_DECOUPLING
Page 18: DGPU_GDDR5 FB-B_DECOUPLING
Page 19: DGPU_MEM IF C/D
Page 20: DGPU_GDDR5 FrameBuffer C
Page 21: DGPU_GDDR5 FrameBuffer C
Page 22: DGPU_GDDR5 FB-C_DECOUPLING
Page 23: DGPU_GPU DECOUPLING A
Page 24: DGPU_GPU DECOUPLING B
Page 25: DGPU_DACA_Display IF
Page 26: DGPU_GPIO12C
Page 27: DGPU MIO & XTAL
Page 28: DGPU_ROM,H/W Straps
Page 29: DGPU NVVDD, FBVDDQ
Page 30: DGPU GND
Page 31: DGPU Power Control
Page 32: PCH-1 (HDA/ITAG/SATA)
Page 33: PCH-2 (CLK)
Page 34: PCH-3 (LPC,SMBUS)
Page 35: PCH-4 (DMI,FDI)
Page 36: PCH-5 (PCL,DDI)
Page 37: PCH-6 (GPIO,MISC)
Page 38: PCH-7 (PCIE,USB)
Page 39: PCH-8 (Power)
Page 40: PCH-8 (Power)
Page 41: PCH-8 (GND)
Page 42: eDP Connector
Page 43: LED Driver IC/LED_8051
Page 44: KB/CB_KB39Q0FB1)
Page 45: Card Reader/USB3.0 CNT-1/-2
Page 46: USB 3.0 /iCharger
Page 47: DP with Repeater
Page 48: HDMI Repeater
Page 49: Audio CODEC/Audio AMP
Page 50: CPU FAN/BTB CONN
Page 51: GIGA LAN(BigFoot BF2N205B)
Page 52: HDD With Repeater
Page 53: SSD/ DGPU FAN
Page 54: WLAN/Camera/ClickPad/LID
Page 55: Battery Select/Charger
Page 56: System Power
Page 57: +1.35VDIMM/+0.675VRUN
Page 58: +1.05VRUN / +1.5VRUN
Page 59: DGPU POWER FBVDDQ
Page 60: DGPU POWER NVVDD
Page 61: CPU Power (ISL95812HRZ)
Page 62: EMI
Page 63: Screw/ME
Page 64: [A] Audio
Page 65: [A] USB3.0 CNT-3/-4
Page 66: [B] LED Board
Page 67: [C] Power SW Board
Page 68: DGPU Power Sequence
Page 69: Power on Block Diagram
Page 70: Power down Sequence
Page 71: Power on Sequence
Page 72: History






Haswell (DMI,PEG,FDI)

PEG RCOMP
Width:12 mils
Spacing:15 mils
Length:400 mils



Haswell (CLK,MISC,JTAG)




SM_RCOMP_0/1/2 : 15/20/25/15/20/25
SM_RCOMP_0/1/2 Length max: 500mil




I7 4860



I7 4870




p.11 479493 479493_SharkBay_HSW_ext_rev2.0.pdf
Processor JTAG (TDI, TDO, TMS, TRST#, TCK) signals, PREQ# and PRDY# signals have adequate internal bias resistances to support the removal of the external pull up and pull down on the board when debug is no longer needed.




Haswell (DDR3L)








SODIMM#A
HASWELL_BGA_E




SODIMM#B
HASWELL_BGA_E




To eDP Panal




Haswell (POWER)








Haswell (Power & GND)








Haswell (GND)




SODIMM#A


SODIMM#B




GPU Frame Buffer Partition A/B




DGPU_GDDR5 FrameBuffer A0




DGPU_GDDR5 FrameBuffer A1




M5 5010




GDDR5_SDRAM_X16








M16 5020




GDDR5_SDRAM_X16





DGPU_GDDR5 FrameBuffer B0




DGPU_GDDR5 FrameBuffer B1





Frame Buffer Partition A Decoupling



Frame Buffer Partition B Decoupling




C11-106A233-T04






C11-106A233-T04

GPU Frame Buffer Partition C/D




(N16P-GX-B ALL unstuff)





DGPU_GDDR5 FrameBuffer C1


(N16P-GX-B ALL unstuff)




M8 5010



M19 5020







R227, R221, C501 unstuff when N15P-GX-B










(N16P-GX-B ALL unstuff)




GPU DECOUPLING A




GPU DECOUPLING B




DACA,Display IF




DACA INTERFACE




DGPU GPIO, I2C




Pin Name	Normal function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	PWR_VID	O	GPU Core VDD PWM control signal	
GPIO1	GC6_FB_EN	O	FB Enable for GC6 2.0	10K pull-down
GPIO2	GPU_EVENT#	I	GPU wake signal for GC6 2.0	10K pull-up to 3V3_AON
GPIO3	OC_WARN	I	Over current throttling	10K pull-up to 3V3_AON
GPIO4	3V3_MAIN_EN	O	GPU POWER Sequencing for GC6 2.0	10K pull-up to 3V3_AON
GPIO5	RESERVED			
GPIO6	FSI	O	Phase shedding	
GPIO7	LCD_BL_PWM	O	Panel Backlight PWM Brightness Control	100K pull-down
GPIO8	HPD_F	I	Hot Plug Detect for IFPDF	
GPIO9	THERM_ALERT	I/O	Active Low Thermal Alert	10K pull-up to 3V3_AON
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100K pull-down
GPIO11	LCD_VCC	O	Panel Power Enable	100K pull-down
GPIO12	PWR_LEVEL	I	AC power detect or power supply overdraw input	100K pull-up to 3V3_AON
GPIO13	LCD_BLEN	O	Panel Backlight Enable	100K pull-down
GPIO14	HPD_A	I	Hot Plug Detect for IFPAB	
GPIO15	HPD_C	I	Hot Plug Detect for IFPC	
GPIO16	SYS_PEX_RST_MON#	I	System side PCI reset Monitor	10K pull-up to 3V3_AON
GPIO17	HPD_D	I	Hot Plug Detect for IFPD	
GPIO18	HPD_E	I	Hot Plug Detect for IFPE	
GPIO19	3DVision	O	3D Vision L/R signal	100K pull-down
GPIO20	RESERVED			
GPIO21	SLI_RASTER_SYNC	I	SLI Raster Sync	100K pull-down
GPIO22	SLI_SWAP_DRY	I	SLI Swap Ready	1K pull-up to 3V3_AON
GPIO23	GPU_PEX_RST_HOLD	O	GPU PCIe self-reset control	10K pull-up to 3V3_AON
GPIO24	MEM_VDD_CTL	O	Memory VDD VID	
GPIO25	RESERVED			
GPIO26	RESERVED			
GPIO27	HPD_B	I	Hot Plug Detect for IFPB	
OVERT	OVERT(OVERT#)	I/O	Catastrophic Over Temperature	100K pull-up to 3V3_AON



DGPU MIO & XTAL



Multi-use IO(MIO) Interface






ROM, MULTI-LEVEL STRAPS

	GND	3V3
5K	0000	1000
10K	0001	1001
15K	0010	1010
20K	0011	1011
25K	0100	1100
30K	0101	1101
35K	0110	1110
45K	0111	1111
	PD	PU


ROM_SI10K	Hynix	V_TOP1	5010	5020
R11-0103T12-W08	M12-5GC2H05-H23	M12-5GC2H05-H23		
X_10KR1%0402	X_H5GC2H24BFR-T2C	X_H5GC2H24BFR-T2C		

ROM_SI5K	Samsung	V_TOP2	5010	5020
R11-4991T12-W08	M12-2032585-S02	M12-2032585-S02		
X_5KR1%0402	X_K4G20325FD-FC03	X_K4G20325FD-FC03		


GDDR5 Parts
5010 : M4 , M3 , M5 , M6 , M8 , M9
5020 : M17, M15, M16, M18, M19, M20




	N16E-GT ES	N16E-GT QS
ROM_SI	35K PD Hynix 128x16bit 45K PD Samsung 128x16bit	10K PD Hynix 128x16bit 5K PD Samsung 128x16bit
ROM_SO	5K PD	
ROM_SCLK	5K PD	
STRAP0	50K PU 3V3_AON	
STRAP1	Reserved	
STRAP2	Reserved	
STRAP3	Reserved	
STRAP4	Reserved	




GPU NVVDD, FBVDDQ





DGPU GND






DGPU_Power Control



nVIDIA Power Sequence Control




PEX_VDD



Lynx Point (HDA/JTAG/SATA)

SKU	High Speed SATA I/O Ports					
	SATA-0	SATA-1	SATA-2	SATA-3	SATA-4	SATA-5
HM87	GEN3	GEN3	GEN2	GEN2	GEN3	GEN3
HM86	GEN2	N/A	GEN2	N/A	GEN3	GEN3




SPK

The Signal has a weak internal pull-down
 Note: the internal pull-down is disabled after PLTRST# deasserts.
 If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode
 (Panther Point will disable the TCO Timer system reboot feature)





Lynx Point (Clock)

PCIe devices or addin cards that do NOT support CLKREQ# functionality should not route this signal to PCH.
Intel recommends terminating PCIECLKRQx# pin on PCH with 10 k \pm 10% external pull-up resistor instead of No Connect
Only PCIECLKRQ[2:1]# on PCH are core well powered. All other PCIECLKRQx# are suspend well powered.





The CLKREQ# function can be disabled via intel management engine FW .Please refer to INTEL ME FW Bring up guide for configuring/disabling CLKREQ#

Lynx Point (LPC,SMBUS)



Lynx Point (DMI,FDI)





APWROK not supporting Intel AMT , it can be connected to PWROK
GPIO31 : If not used,require pull up +3VSUS
DSWMRST - On Die DSW VR Enable HIGH : Enable internal 1.05V regulator LOW : Disable
DPWROK Without deep s4/s5 support tied together with RSMRST#


GPIO Setting : Ref 486708_LPT_EDS Section2.18

PLL ON DIE VR_ENABLE	
GPIO62	Internal pull high (Enable)
	Low: Disable

Lynx Point (PCI,DDI)



DDI-B : DP
DDI-C : HDMI




Boot BIOS Strap		
BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	N/A
1	1	SPI


Lynx Point (GPIO,MISC)

GPIO Setting : Ref 486708_LPT_EDS Section2.24




PLL ON DIE VR_ENABLE	
GPIO28	Internal pull high (Enable)
	Low: Disable








Intel Lynx Point ECHI USB(2.0) debug transport 惠钡Port1 or Port9





HM86 Δ USB3.0 PORT 5,6

[illegible]

Lynx Point (Power)



Lynx Point (GND)




MICRO-STAR INT'L CO.,LTD.


Title		
PCH-8 (GND)		
Size	Document Number	Rev
	MS-16H5	1.2
Date:	Thursday, August 21, 2014	Sheet 41 of 72

eDP Connector


Pannel Device Logic Power




Backlight



Hall Switch



eDP CONN








LCD Module Pin Define

Pin No	Symbol	Description
1	WP	EEPROM Write Protect(Keep open)
2	H_GND	High Speed Ground(0V)
3	eDP_Rx_3N	Complement Signal Link Lane 3
4	eDP_Rx_3P	True Signal Link Lane 3
5	H_GND	High Speed Ground(0V)
6	eDP_Rx_2N	Complement Signal Link Lane 2
7	eDP_Rx_2P	True Signal Link Lane 2
8	H_GND	H_GND
9	eDP_Rx_1N	Complement Signal Link Lane 1
10	eDP_Rx_1P	True Signal Link Lane 1
11	H_GND	H_GND
12	eDP_Rx_0N	Complement Signal Link Lane 0
13	eDP_Rx_0P	True Signal Link Lane 0
14	H_GND	H_GND
15	eDP_AUX_CH_P	True Signal Aux Channel
16	eDP_AUX_CH_N	Complement Signal Aux Channel
17	H_GND	H_GND
18	LCD_VCC	LCD logic and driver power
19	LCD_VCC	LCD logic and driver power
20	LCD_VCC	LCD logic and driver power
21	LCD_VCC	LCD logic and driver power
22	TEST	LCD Test Port
23	LCD_GND	LCD logic and driver ground(0V)
24	LCD_GND	LCD logic and driver ground(0V)
25	LCD_GND	LCD logic and driver ground(0V)
26	LCD_GND	LCD logic and driver ground(0V)
27	eDP_HPDP	HPDP signal pin
28	BL_GND	Backlight ground(0V)
29	BL_GND	Backlight ground(0V)
30	BL_GND	Backlight ground(0V)
31	BL_GND	Backlight ground(0V)
32	BL_ENABLE	Backlight enable
33	BL_PWM_DIM	System PWM signal input
34	SDA	I2C-bus Data
35	SCL	I2C-bus Clock
36	BL_PWR	Backlight power (5~21V)
37	BL_PWR	Backlight power (5~21V)
38	BL_PWR	Backlight power (5~21V)
39	BL_PWR	Backlight power (5~21V)
40	HSYNC	HSYNC output from Tcon

Place Close eDP Connector

Reserve for EMI




msi


MICRO-STAR INT'L CO.,LTD.

Title eDP Connector		
Size	Document Number MS-16H5	Rev 1.2
Date:	Thursday, August 21, 2014	Sheet 42 of 72


LED 8051 Controller



EPF021J Sink current not enough, only using BSS138 (0.22A)



LED Keyboard CONN




LED Keyboard Pin Define	
Pin 1	VCC_G
Pin 2	VCC_R
Pin 3	VCC_B
Pin 4	LED1_B
Pin 5	LED1_R
Pin 6	LED1_G
Pin 7	LED2_B
Pin 8	LED2_R
Pin 9	LED2_G
Pin 10	LED3_B
Pin 11	LED3_R
Pin 12	LED3_G

N5A-12F0200-H06


KBC(KB3930QFB1)

Hardware Reset




N71-0100560-D02

SW Debug (LPC)




N32-1140130-H06




B02-0393024-E18

ROM




M31-2551222-M24


ALLSYSPG




PU/PD




Keyboard conn



N5A-26F0340-H06




MB_ID




CardReader (RTS5249)

RTS5249 Colay RTS5227


Pin 13/15/16/22/23/24/25/26 definition
are different from RTS5227




Close Chip



Close Connector



EMI



Power Trace

Pin11(3V3_IN) / Pin 12(CARD_3V3)trace fixed width is 40 mils (minimum)

Pin27(3V3aux) / Pin 13(SD_VDD2)trace fixed width is 30 mils (minimum)


Pin10(AV12) / Pin 14(DV12S) / Pin 18(DV33_18) / Pin 24(SDREG2) trace fixed width is 20 mils (minimum)

Keep the trace routing lengths is limit to 200 mils

Pin 9(RREF)trace fixed width is 12 mils (minimum)

Keep the trace routing lengths is limit to 200 mils


Via size: Pad ≥ 28 mils , Finished hole ≥ 16 mils.



USB 3.0 / iCharger


USB3.0 CNT-1

USB3.0 Port-6
USB2.0 Port-8




N53-09M0241-AF2

i-Charger




EMI




msi

MICRO-STAR INT'L CO.,LTD.


Title			USB 3.0 / iCharger	
Size	Document Number		Rev	
	MS-16H5		1.2	
Date:	Thursday, August 21, 2014		Sheet	46 of 72

[illegible]

3 Level Input:
L: LOW
H: HIGH
M: VDD33/2, connect both pull-up and pull-down resistors



LANE3



W>20mils


+3V_RUN 3V_DP2_PWR

31,48,56,57 RUND


Q4 N-AO3404_SOT23

C145 X_C0.1u50X0603

HDMI Repeater





HDMI Connector



An HDMI Source shall have +5V Power signal over-current protection of no more than 0.5A.


HPD_SNK Internal PD 150kohm

EMI Close Connector





ADDR1 (CFG)	ADDR0 (EQ)	I2C control bus address (Internal pull down at ~150k , 3.3V I/O)
0	0	0x4C / 4D (default)
0	1	0x5C / 5D
1	0	0xCC / CD
1	1	0xEC / ED

Avoid HDMI Leakage








Audio CODEC/Audio AMP



APA2051 Pin23: Gain Setting
 Speaker Spec: 2.0W(Normal), 2.5W (Max)
 $V_o = (2 \times 4)^{0.5} = 2.828$
 $dB = 20 \log(V_o/V_i)$
 Gain: $2.828V_{rms}/1.2V_{rms} = 2.36$
 $7dB \approx 20 \log 2.36$
 7dB : Setting Pin23 on 3.1V
 (R103:13Kohm, R106:22Kohm)


For 6dB When Using 1.5W (Normal)
 (R103:10Kohm, R106:15Kohm)

AMP




B05-LC89214-R09


EMI
 Close Codec



Internal Mic




Internal Speaker Conn




msi MICRO-STAR INT'L CO.,LTD.

CPU FAN/BTB CONN


To 16H5A(Audio CONN/USB3.0)





EMI




EMI




CPU FAN




S3 Breath S0 No active




To 16H5B(LED Board)



Same Side



To 16H5C (Power Board)




msi


MICRO-STAR INT'L CO.,LTD.

Title			CPU FAN/BTB CONN	
Size	Document Number	MS-16H5		Rev
				1.2
Date:	Thursday, August 21, 2014	Sheet	50	of 72

GIGA LAN(BigFoot BFN2205B)








RST# spacing 20mils




For LAN lost issue

Power CAP




B06-E22050C-Q24



MAC 結構 CHIP
す, TQFP




L05-0200150-B09



2KV




VDD33/AVDD33




CRB refresh

RBIAS spacing 25mils




N55-08F0691-AF2


EMI



HDD (With Repeater)




BTB Connector



TI SN75LVCP601RTJR HW Setting


DE1/DE2	CH1/CH2De-Emphasis dB (at 6Gbps)	DQ1/DQ2	CH1/CH2De-Emphasis dB (at 6Gbps)
NC (default)	-4	NC (default)	0
0	0	0	7
1	-2	1	14

DEW1/DEW2	Device Function --> De Width for CH1/CH2
0	De-emphasis Pulse duration, short(recommended setting when linkoperates at SATA 1.5/3/6 Gbps)
1(default)	De-emphasis Pulse duration, long(recommended setting when linkoperates at SATA 1.5/3/6 Gbps)




SSD/ DGPU FAN


DGPU FAN



mSATA SSD 2 (Top/Right Side)




mSATA SSD 1 (Top/Left Side)



40	NC	No Connect
41	SATA-B+/PERn0	Host receiver differential singal pair
42	NC	No Connect
43	SATA-B-/PERp0	Host receiver differential singal pair
44	NC	No Connect
45	GND	Ground
46	NC	No Connect
47	SATA-A-/PETn0	Host Transmitter differential singal pair
48	NC	No Connect
49	SATA-A+/PETp0	Host Transmitter differential singal pair


WLAN /Camera/ClickPad/FP

WLAN




Battery Select/Charger

Battery Select



Battery Charger




System Power

OCP 13A
MAX 10A

+3VSUS


OCP 12A
MAX 9A

+5VSUS




+1.35VDIMM/+0.675VRUN

+1.35VDIMM & +0.675VRUN




Discharge




+1.05VRUN

+1_05VRUN / +1_5VRUN




+1.5VRUN

MAX 2A



DGPU POWER FBVDDQ

FBVDDQ




DGPU POWER NVVDD


DGPU POWER / UP1642PQAG

CONFIG B
VBoot:0.9V
Vmin:0.6V / Vmax:1.2V

EDP-Peak 130A
EDP-MAX 69A
EDP-Con 65A












MAX 95A
TDC 27A




EMI/ Impedance




Impedance Connector No PN




CPU/GPU Holes






EMI



Fan Hole




SSD Stand off





16H5-A Board (Audio CONN)


BTB Connector From MB CONN Pin Current Capability : 0.5A/Pin




FRONT OUT



AMP Adding when 0B




EMI




Change to Cap

Change to Cap

BACK SPK CONN




SPDIF Power




[A] USB3.0 CNT-2/-3


USB3.0 CNT-3 USB3.0 Port-2 USB2.0 Port-1




USB Power Switch




EMI






USB3.0 CNT-4 USB3.0 Port-1 USB2.0 Port-0



USB Power Switch



EMI




PF0-16H5A12-H73
PF0-16H5A12-H73
Hannstar: PF0-16H5A12-H73
TRIPOD: PF0-16H5A12-T53

MYLARA1	MYLARA2
E2P-6H22812-G40	E2P-6H22311-G40
MYLAR	MYLAR


16H5-B Board (LED Board)

LED


BLUE
(HDD)




BLUE
(BT)




BLUE
(WLAN)




ORANGE
(BATLOW)




BLUE
(CHARGE)




BLUE
(CAP)



BLUE
(NUM)






BLUE
(ACPI)




Connector

Same Side



PF0-16H5B12-H73
PF0-16H5B12-H73


Hannstar: PF0-16H5B12-H73
TRIPOD: PF0-16H5B12-T53




msi MICRO-STAR INT'L CO.,LTD.			
Title LED Board			
Size	Document Number MS-16H5		Rev 1.2
Date:	Thursday, August 21, 2014	Sheet 66	of 72

16H5-C Board (Power SW Board)

Power Switch




Diff Side Connector





UMA/DGPU Logic

MOS Ton, Toff 20ns



Power LED





PF0-16H5C12-H73

PF0-16H5C12-H73

Hannstar: PF0-16H5C12-H73

TRIPOD: PF0-16H5C12-T53



X_ME_SCREW HOLE X_ME_SCREW HOLE




MICRO-STAR INT'L CO.,LTD.

Title			Power SW Board		
Size	Document Number				Rev
	MS-16H5				1.2
Date:	Thursday, August 21, 2014		Sheet	67	of 72

MS-16H5 DGPU POWER SEQUENCE


GPU POWER ON SEQUENCE



NOTES:


1. The ramp time for any rail must be more than 40 us and is recommended to be less than 2ms.
2. The ramp up overshoot should not exceed the silicon reliability limit voltage.
3. A VDD33 must ramp up to 90% before NVVDD and PEX VDD in sequence can ramping up. NVVDD must ramp up to 90% before FBVDD/Q in sequence can ramping up.
3. No signal should be applied to the GPU before the power rails are fully ramped.
4. Refer to JEDEC Memory Specification for memory related power sequencing.

MS-16H5 Power on Block Diagram




Power down Sequence

S0 -> G3




	MIN	MAX	Units	Description
Ta	30		us	SLP_S4# assertion to SLP_S5# assertion.
Tb	30		us	SLP_S3# assertion to SLP_S4# assertion.
Tc	40		ns	APWROK de-assertion to VCCASW/VCCSPI rails falling.
Tf		500	ms	SLP_S3# assertion to VCCIN(CPU) rail completely off.
Ti	40		ns	PWROK de-assertion to VCCCore (PCH) rail falling (-5% of nominal value).
Tj	5		us	SLP_S3# assertion to VCCCore (PCH) rails falling (-5% of nominal value).
Tk	-100		ns	DRAMPWROK de-assertion to SLP_S4# assertion
Tn	30		us	PLTRST# assertion to CPUPWRGOOD de-assertion.
Tp	500		us	Last SLP_Sx# or SLP_A# assertion to RSMRST# assertion
Tr	10		us	CPUPWRGOOD de-assertion to PCH clock outputs turning off.
Ts	1		us	PCH Clock outputs turning OFF to SLP_S3# assertion.
Tu	40		ns	RSMRST# assertion to VCCSUS rails falling (-5% of nominal value).
Tw	0		ms	SLP_S3# assertion to PWROK de-assertion.

S0 -> S3




Power on Sequence

G3 -> S0



S3-> S0



History

1.1: 2014/7/3

01. P32 ADD R419 R418 R110
ADD Q25 Q26
ADD C709
02. P36 ADD R108 TO DGPU_PWR_EN#
03. P43 ADD R408 TO FPC15 PIN4
ADD R409 TO FPC15 PIN5
ADD R410 TO FPC15 PIN6
ADD R411 TO FPC15 PIN7
ADD R412 TO FPC15 PIN8
ADD R413 TO FPC15 PIN9
ADD R414 TO FPC15 PIN10
ADD R415 TO FPC15 PIN11
ADD R416 TO FPC15 PIN12

2014/7/8

01. P56 Remove JNC6

2014/7/10

01. P43 ADD C770 TO +5VSUS_KB

1.2: 2014/8/8

01. P25 ADD R420 TO G4 PIN AW18
ADD C729 TO G4 PIN AW18
DEL TPJNC28
DEL TPJNC27
DEL VIA_IFPAB_IOVDD
DEL VIA_IFPEF_IOVDD
DEL VIA_IFPC_IOVDD
DEL VIA_IFPD_IOVDD
02. P31 ADD PR158 TO PQ25 PIN G1
ADD PC148 TO PQ25 PIN G1
ADD PQ51 TO PQ25 PIN G1
ADD R111 TO PEX_VDD_R
ADD PR98 TO DGPU_PWRGD
PC52 Footprint N_R0603_NB TO Change F_C0402
03. P59 ADD R417 TO PU6 PIN1

2014/8/15

01. P25 ADD C713 TO G4 PIN AW18
ADD C730 TO G4 PIN AW18
02. P47 Change D2 TO 3V_DP2_PWR
03. P60 ADD PR159 TO FBRTN_VGA

2014/8/15

01. P60 ADD PR160 TO FBRTN_VGA



MICRO-STAR INT'L CO.,LTD.

Title		
History		
Size	Document Number	Rev
	MS-16H5	1.2
Date:	Thursday, August 21, 2014	Sheet 72 of 72